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Abstract. Design and testing results of a single power supply wide-band low noise 
amplifier (LNA) based on low cost 0.5 µm D-mode pHEMT process are presented. It is 
shown that the designed cascode LNA has operating frequency range up to 3.5 GHz, power 
gain above 15 dB, noise figure below 2.2 dB, output linearity above 17 dBm and power 
consumption less than 325 mW. Potential immunity of the LNA to total ionizing dose and 
destructive single event effects exceed 300 krad and 60 MeV·cm2/mg respectively. 
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 1. INTRODUCTION  
Low noise amplifier (LNA) is an important functional unit in receiver paths of 
communication, radar and navigation systems. LNA parameters determine the sensitivity 
(noise figure), power gain and input linearity (P1dB) of the receiver [1-3]. 
Nowadays mass-produced LNA IC’s are manufactured with III-V and silicon based 
technologies using the following devices: GaAs depletion (D-) or enhancement (E-) 
mode pseudo high-electron mobility transistor (pHEMT); GaN high-electron mobility 
transistor (HEMT); GaAs and SiGe heterojunction bipolar transistors (HBT). 
D-mode pHEMT process has become a good choice for LNA design because of transistor 
low noise figure, high cut-off frequency (Ft) and appropriate fabrication costs [4]. In 
addition, low sensitivity of pHEMT to total ionizing dose (TID) and single event effects 
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(SEE) makes them promising for space applications [5, 6]. А disadvantage of a 
D-mode pHEMT based LNA is a negative bias supply requirement, which limits the possible 
field of applications [2, 7]. Meanwhile, the conventional approach to single positive supply 
LNA design on D-mode pHEMT is based on self-biasing [2]. 
The purpose of this work was design, manufacturing, and testing of LNA with a 
single positive supply and 0.1-3.5 GHz operation frequency range using a low cost  
0.5 µm D-mode pHEMT process [8]. 
2. LNA DESIGN 
Wide-band (multi-octave) LNA’s are designed using various architectures including 
distributed (traveling-wave), balanced and resistive feedback configurations [9]. The 
resistive feedback is widely used to achieve tradeoff among several LNA performances 
(operated frequency range, noise figure, gain, gain flatness, linearity, VSWR, power 
consumption) [9, 10]. Among the possible configurations based on resistive feedback, 
cascode LNA can provide not only flat gain and power over its operating band but also 
flat linearity in the same band and higher output impedance (better wide-band potential) 
[11]. Therefore the single positive power supply cascode LNA based on resistive 
feedback configuration and self-biasing techniques are presented in this work. 
LNA was implemented in D-mode pHEMT 0.5 μm process with Ft up to 35 GHz and 
minimum noise figure (NFmin) is 1.2 dB at 8 GHz. The LNA circuit schematic is shown 
in Fig. 1.  
 
Fig. 1 Simplified circuit of the LNA 
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The amplifier is composed of cascoded input (VT2) and output (VT1) transistors with 
the same width of 4×150 µm. Series feedback (resistor R3, capacitor C2, inductor L2) 
and parallel feedback (capacitor C1, resistor R1) are used to provide stability and gain 
flatness in a wide frequency range. It should be noted what cascode transistor with 
capacitance connected to the gate terminal forms a Collpits oscillator. A damping resistor 
should be added to the gate of the cascode transistor to decrease parasitic resonator quality 
factor in order to improve amplifier stability [12]. 
LNA is designed with a single positive voltage supply 5 V. Resistor R2, resistive 
divider implemented by R4-R6 and self-bias circuit R3 provide required transistors 
operation point. The input matching network consists of integrated spiral inductors L1 
and L2. The output matching network consists of capacitor C3 and resistor R5. 
Circuit parameters optimization was carried out in a computer aided design (CAD) 
tool using the technique presented in [13], which allows determining the operating 
current, the width of the transistors and parameters of the matching networks, providing 
optimal values of the gain, noise figure and return loss.  
The LNA’s area is 2.15×1.65 mm2 and includes additional pad “C” needed to connect 
external bypass capacitors for enhanced performance at frequencies below 0.5 GHz. 
3. LNA PERFORMANCES 
3.1. Simulation and measurement setups 
Simulation has been performed using scalable pHEMT non-linear model and linear 
models for microstrip lines, inductors, T-shapes, vias and pads based on scattering (S-) 
parameters measurement verified up to 20 GHz and provided by foundry [8]. 
Measurements have been performed on the wafer for a significant amount (above 50) 
of LNA chips using a specialized microwave test system, based on Cascade semi-
automated probe station, vector network analyzer (VNA) and signal (spectrum) analyzer 
with noise figure measurement option described in [14]. The experimental setup used for 
LNA dies testing is shown in Fig. 2. According to the test procedure, S-parameters and 
P1dB (linearity) are measured at 5 V supply, the noise figure is measured at 3 V supply. 
 
Fig. 2 Experimental setup based on the microwave probe station 
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3.2. Simulation and measurement results 
The simulated and measured LNA chip performances (gain, noise figure, P1dB, etc.) 
are shown in Fig. 3 and Fig. 4. The measured and simulated results are in good agreement 
in the frequency range 0.5-3.5 GHz, and demonstrate that LNA has power gain above 
15.3 dB, noise figure below 2.2 dB, output P1dB above 17 dBm (F = 1.5 GHz). 
 
Fig. 3 Simulated and measured LNA gain and noise figure versus frequency 
 
Fig. 4 Simulated and measured LNA gain and output power versus input power 
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3.3. Model accuracy estimation 
The simulation results relative error estimation was carried out with the following 
expression: 
 δX = {|Xm-Xs|/Xm}∙100%, (1) 
where Xm and Xs are the measured and simulated gain and noise figure values respectively. 
According with a small-signal analysis the relative gain error and the noise figure 
error do not exceed 3 % (frequency range 0.5-3.5 GHz) and 4 % (frequency range 1-3.5 
GHz) respectively, that confirms pHEMT model accuracy. The relative input P1dB error 
does not exceed 15 % (F = 1.5 GHz) for the worst case, the typical value is less than 5 %. 
3.4. Parameters variation estimation 
The coefficient of variation estimation was carried out with the following expression: 
 VX   { /X }∙100%, (2) 
where   and X  are a standard deviation and mean (average) values respectively. 
On wafer measurement results showed that the coefficient of variation does not 
exceed 1.3 % for gain (frequency range 0.5-3.5 GHz), 0.5 % for noise figure (frequency 
range 1-3.5 GHz) and 2.8 % for current consumption. 
3.5. Special measurement test-fixture 
Special test-fixture based on RO4003C laminate has been designed and implemented 
to provide LNA performance measurements especially under extreme temperature and 
ionizing radiation exposure. The special measurement test-fixture schematic and photograph 
are shown in Fig. 5 and Fig. 6 respectively. External capacitors C2 and C3 can be used to 
improve LNA performance at frequencies below 0.5 GHz. 
 
Fig. 5 Special measurement test-fixture schematic 
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Fig. 6 Special measurement test-fixture photograph 
3.6. Low-frequency applications 
Measurement of low-frequency S-parameters and noise figure were performed at 5 V 
and 3V supply (VDD) respectively using special test-fixture (see Fig. 5, 6) and 
microwave test system operating up to 26 GHz [14]. 
Measured LNA low-frequency performance with and without mounted 1 nF SMD 
capacitors C2 and C3 are shown in Fig. 7. Dependencies in Fig. 7 demonstrate that at 
frequency 100 MHz power gain and noise figure have been improved by more than 10 
dB and 5 dB respectively. 
 
Fig. 7 Measured LNA gain and noise figure versus frequency 
3.7. Parameters variation over temperature range 
The LNA parameters measurement results in the ambient temperature range from 
-60 °C to +125 °C and frequency 1 GHz are shown in Fig. 8 and Fig. 9. The gain value 
monotonically decreases with increasing ambient temperature, the gain change does not 
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exceed 2 dB. The noise figure monotonically increases with increasing ambient 
temperature, the variation in the noise figure does not exceed 1.3 dB. The output linearity 
(output P1dB) monotonically decreases with increasing ambient temperature, the output 
P1dB shift does not exceed 2 dB in the temperature range. The current consumption 
change in the considered ambient temperature range does not exceed 3.8 mA.  
 
Fig. 8 Measured LNA gain and noise figure at 1 GHz versus temperature 
 
Fig. 9 Measured LNA output P1dB at 1 GHz and current consumption versus temperature 
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3.8. Radiation tolerance estimation 
A radiation tolerance estimation have been performed by SPELS / NRNU MEPHI test 
center for the typical test structures: transistor and C-band two-stage LNA implemented in 
given D-mode pHEMT 0.5 µm process. 
The experimental research of the test structures under TID irradiation have been 
performed using Cs-137 “Panorama-MEPhi” irradiation facility [15, 16]. Heavy ion 
irradiation have been performed at the facility based on U400M heavy-ion cyclotron of 
the Joint Institute for Nuclear Research (JINR, Dubna, Russia). 
According to the test results, up to an equivalent gamma dose of 300 krad, no parameter 
degradation of the test structures is observed. Destructive SEE (SEL, SEB and other) have 
not been observed for heavy ions exposure with LET up to 60 MeV·cm2/mg. 
3.9. Performance summary 
The LNA’s measured performance is summarized in Table 1 compared to its 
commercially available analogues implemented in different processes (GaAs pHEMT, 
GaAs HBT, GaN HEMT, and SiGe HBT).  
Table 1 LNA’s Performance Summary 
LNA 
This Work 
TGA5108 HMC395 QPL1002 SGL0622Z 
Company 
Qorvo 
(TriQuint) 
Analog Dev. 
(Hittite) 
Qorvo 
Qorvo 
(RFMD) 
Process 
0.5 µm GaAs 
D-pHEMT 
0.5 µm GaAs 
E/D-pHEMT 
GaAs HBT 0.25 µm 
GaN HEMT 
SiGe HBT 
Configuration cascode cascode Darlington cascode – 
Operating Frequency[GHz] 0.5 …3.5 0.5…3.5 0.5…3.5 0.5…3.5 0.5…3.5 
Gain [dB] 15.3 15.0 14.3 16.1 18.7 
Gain Flatness [dB] 4 7 2 3 14 
Noise Figure [dB] 2.2 2.2 5.0 1.6 3.2 
Output P1dB [dBm] 
(F = 1.5 GHz) 
17 20 15 23 6 
Gain Temperature 
Coefficient [dB/°C] 
-0.011 -0.011 -0.008 -0.022 -0.034 
Noise Figure Temperature 
Coefficient [dB/°C] 
0.007 0.005 0.012 0.016 0.010 
Power consumption [mW] 325 425 270 600 36 
Chip size [mm2] 2.151.65 1.490.85 0.380.58 in package in package 
Negative bias supply 
requirement 
no no no yes no 
FOM [arbitrary unit] 0.60 0.66 0.14 1.55 0.08 
In order to compare the presented LNA’s, a Figure of Merit (FOM) is introduced as a 
function of gain (G), gain flatness (ΔG), noise figure (NF), output P1dB (OP1dB), gain 
temperature coefficient (δG), noise figure temperature coefficient (δNF), power consumption 
(PDC) and operating temperature range (ΔT): 
 A Single Power Supply 0.1-3.5 GHz Low Noise Amplifier Design 325 
 1dB
G T NF T
20 10
DC
G OP
FOM
(NF 1) P G 10 10
   


    
, (3) 
where G, ΔG, NF are in arbitrary units; OP1dB and PDC are in mW; δG and δNF are in 
dB/°C; ΔT   125 °C (-40 ‒ +85 °C). 
According to Table 1, the presented single power supply LNA implemented in 0.5 µm 
D-mode pHEMT process shows similar performance as compared with LNA based on 
0.5 µm GaAs E/D-pHEMT and better noise figure, output P1dB and FOM compared with 
LNA’s based on GaAs and SiGe HBTs. LNA implemented in 0.25 µm GaN HEMT shows 
superior performance but required a negative bias supply. 
4. CONCLUSION  
The single power supply wide-band low noise amplifier design approach was 
considered with respect to the low cost 0.5 µm D-mode pHEMT process. It was 
demonstrated that the designed LNA’s performance in the frequency range 0.5 - 3.5 GHz 
is not inferior to commercially available single power supply analogues implemented in 
more expensive GaAs pHEMT, GaAs HBT and SiGe HBT processes.  
It is also important to note, that this low cost process is equipped with a proper design 
kit (models accuracy, low process variations) and is also a good choice for LNA’s and 
control circuits (switches, attenuators, phase shifters) radiation tolerant design for space 
applications, providing TID (total ionizing dose) and LET (single event effects) up to 
300 krad and 60 MeV·cm2/mg respectively. 
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